

Analysis and Optimization of Switched-Capacitor DC-DC Converters

Michael D. Seeman, Seth R. Sanders
EECS Department, University of California, Berkeley
341 Cory Hall, Berkeley, CA 94720

Abstract— Analysis methods are developed that fully determine a switched-capacitor (SC) dc-dc converter’s steady-state performance through evaluation of its output impedance. The simple formulation developed permits optimization of the capacitor sizes to meet a constraint such as a total capacitance or total energy storage limit, and also permits optimization of the switch sizes subject to constraints on total switch conductances or total switch volt-ampere (V-A) products. These optimizations then permit comparison among the switched-capacitor topologies, and comparisons of SC converters with conventional magnetic-based dc-dc converter circuits, in the context of various application settings. Significantly, the performance (based on conduction loss) of a ladder-type converter is found to be superior to that of a conventional boost converter for medium to high conversion ratios.

I. INTRODUCTION

This paper develops analysis methods that fully determine a switched-capacitor (SC) dc-dc converter’s steady-state performance through evaluation of its output impedance. This resistive impedance is a function of frequency and has two asymptotic limits: one where resistive paths dominate the impedance, and another where charge transfers among idealized capacitors dominate the impedance. This work develops a network theoretic analysis of these two asymptotic limits, which can be used to evaluate both the converter efficiency and output regulation as a function of load for a broad class of SC converters.

The simple formulation developed permits optimization of the capacitor sizes to meet a constraint such as a total capacitance or total energy storage limit, and also permits optimization of the switch sizes subject to constraints on total switch conductances or total switch volt-ampere (V-A) products. These optimizations are carried out for a set of representative switched-capacitor topologies. These optimizations then permit comparison among the switched-capacitor topologies, and comparisons of SC converters with conventional magnetic-based dc-dc converter circuits, in the context of various application settings.

The comprehensive analysis and design calculations given here are new, but connect with the analysis framework developed in the pioneering work of reference [4]. The work in [4] offered a network theoretic formulation for computation of open-circuit dc-dc conversion ratios, and a rather involved method for computation of output impedance. Reference [4] and other previous analysis work ([2], [3]) mainly focused on




Fig. 1. Model of switched-capacitor converter

the performance analysis (i.e. output impedance computation) for a single converter.

II. SWITCHED-CAPACITOR CONVERTER IMPEDANCE ANALYSIS

With the model in fig. 1, the converter provides an ideal dc voltage conversion ratio under no load conditions, and all conversion losses are manifested by voltage drop associated with non-zero load current through the output impedance. The resistive output impedance accounts for capacitor charging and discharging losses and resistive conduction losses. Additional losses due to short-circuit current and parasitic capacitors to ground, in addition to gate-drive losses, can be incorporated into the model. However, they will not be considered initially since these effects are generally application and implementation dependent. For the present, our aim is to provide a general analysis and design framework.

The low-frequency output impedance in Fig. 1 sets the maximum converter power, constrained by a minimal efficiency objective, and also determines the open-loop load regulation properties. There are two asymptotic limits to output impedance, the slow and fast switching limits. The slow switching limit (SSL) impedance is calculated assuming that the switches and all other conductive interconnects are ideal, and that the currents flowing between input and output sources and capacitors are impulsive, modeled as charge transfers. The fast switching limit (FSL) occurs when the resistances associated with switches, capacitors and interconnect dominate, and the capacitors act effectively as fixed voltage sources. In the FSL, current flow occurs in a frequency-independent piecewise constant pattern, while the SSL impedance is inversely proportional to switching frequency.

The set of converters considered in this paper is limited to two-phase converters made solely of ideal capacitors, resistive switches, and input and output voltage sources. Two-phase




Fig. 2. 3V to 1V ladder circuit

converters switch alternately between two topologies. This paper does not address the more fundamental topological conditions needed to determine whether or not a specific circuit constitutes a well-formulated two-phase converter. Rather, the paper assumes that the circuits under consideration all have well-defined two-phase operation. Reference [4] begins to address the topological question of what constitutes a well-formulated two-phase SC dc-dc circuit, though the characterization given is not complete.

A. Slow-Switching Limit Impedance

For the slow-switching limit (SSL) impedance analysis, the finite resistances of the switches, capacitors, and interconnect are neglected. A pair of *charge multiplier vectors* \mathbf{a}^1 and \mathbf{a}^2 can be derived for any standard non-degenerate two-phase SC converter. The charge multiplier vectors correspond to charge flows that occur immediately after the switches are closed to initiate each respective phase of the SC circuit. Each element of a charge multiplier vector corresponds to a specific capacitor or independent voltage source, and represents the charge flow into that component, normalized with respect to the output charge flow. As outlined in [4], the charge multiplier vectors can be uniquely computed using the KCL constraints in each topological phase and the constraint that the two charge multiplier quantities on each capacitor are equal and opposite.

The charge multiplier vector \mathbf{a}^1 is defined as:

$$\mathbf{a}^1 = [q_{out}^1 \quad q_1^1 \quad \dots \quad q_n^1 \quad q_{in}^1]^\top / q_{out} \quad (1)$$

where each component is the ratio of charge transfer in each element during phase 1 of the switching period to the charge delivered to the output during a full period. If charge flows into the element during phase 1, the corresponding entry in the \mathbf{a}^1 vector is positive. Vector \mathbf{a}^2 is defined analogously, for phase 2. The charge multiplier vector can be partitioned into output, capacitor and input components, respectively:

$$\mathbf{a}^1 = [a_{out}^1 \quad \mathbf{a}_c^1 \quad a_{in}^1]^\top \quad (2)$$

For the ladder network example of fig. 2, the charge multiplier vectors can be obtained through network analysis using




Fig. 3. Charge Flow in Ladder Converter

Kirchoff's Current Law (KCL) [4]. In this example, and in all other examples encountered by the authors, the charge multiplier vectors can be obtained by inspection (in fig. 3):

$$\mathbf{a}^1 = [2/3 \quad -2/3 \quad 1/3 \quad -1/3 \quad 0]^\top \quad (3)$$

$$\mathbf{a}^2 = [1/3 \quad 2/3 \quad -1/3 \quad 1/3 \quad -1/3]^\top \quad (4)$$

In each of these charge multiplier vectors, the first component corresponds to the output charge flow, thus these two components must sum to one. The last component of each charge multiplier vector corresponds to the charge flow into the input source, and is non-zero during only phase 2 in this example.

The charge multiplier vectors, the capacitor characteristics, and the switching frequency are the only data needed to determine the output impedance under the asymptotic SSL condition. The calculation, developed here, is based on Tellegen's Theorem [6] which states that for any network, any vector of branch voltages that satisfies KVL is orthogonal to any vector of branch currents (or equivalently charge flows) that satisfies KCL. This theorem is applied in each of the two topologies for a two-phase switched capacitor network operating in periodic steady state, where the input is short-circuited and the output is connected to an independent dc voltage source. The charge flow per period (or average current flow) into the single independent source then defines the output impedance.

Application of Tellegen's theorem to the switched capacitor network, in each of its two topologies, yields $\mathbf{a}^1 \cdot \mathbf{v}^1 = \mathbf{0}$ and $\mathbf{a}^2 \cdot \mathbf{v}^2 = \mathbf{0}$, where \mathbf{v}^1 and \mathbf{v}^2 are the respective steady state network voltage vectors in phases 1 and 2. Additively combining these two applications of Tellegen's theorem, and noting that the input voltage source has value zero, yields

$$v_{out}(a_{out}^1 + a_{out}^2) + \sum_{capacitors} (a_{c,i}^1 v_{c,i}^1 + a_{c,i}^2 v_{c,i}^2) = 0 \quad (5)$$

where the first term corresponds to the constant output voltage source and the terms under the summation correspond to the capacitor branches. Recall that $a_{out}^1 + a_{out}^2 = 1$ and that $a_{c,i}^1 = -a_{c,i}^2$ for each capacitor branch. By defining $a_{c,i} = a_{c,i}^1 =$

$-a_{c,i}^2$ and $q_i = a_{c,i}q_{out}$ and multiplying (5) by q_{out} , the net charge delivered to the output in a period, we obtain:

$$q_{out} v_{out} + \sum_{\text{capacitors}} q_i \Delta v_i = 0, \quad (6)$$

where $\Delta v_i = v_{c,i}^1 - v_{c,i}^2$. In (6), the first term corresponds to the product of the constant output voltage and the total charge flow into this independent voltage source, and each term in the summation corresponds to energy loss associated with a specific capacitor. It is of direct interest here that none of the capacitor voltages need to be explicitly calculated for this analysis. Rather, Δv_i can be computed from

$$\Delta v_i = q_i / C_i \quad (7)$$

where C_i is the capacitance value of the i^{th} capacitor, assuming linear capacitors. Introducing (7) into (6), and then dividing the result by q_{out}^2 yields

$$\frac{v_{out}}{q_{out}} + \sum_{\text{capacitors}} \left(\frac{q_i}{q_{out}} \right)^2 \frac{1}{C_i} = 0. \quad (8)$$

We note that $\frac{q_i}{q_{out}}$ corresponds to the i^{th} entry of the charge multiplier vector \mathbf{a}_c , since these entries are for the capacitors. Dividing (8) by the switching frequency then directly yields the average output impedance for the slow-switching asymptotic limit:

$$R_{SSL} = -\frac{v_{out}}{i_{out}} = \sum_i \frac{(a_{c,i})^2}{C_i f_{sw}} \quad (9)$$

The converter's loss in terms of the series output impedance R_{SSL} can be expressed in terms of capacitor loss. The product $q_i \Delta v_i$ in (6) represents the energy loss by charging and discharging capacitor i in each cycle, and could be used to calculate the converter's loss even with a nonlinear capacitor. In the following discussion, attention is restricted to the case of linear capacitors. The sum of the energy lost through the capacitors is equal to the calculated loss associated with the output impedance for a given load.

This powerful result yields a simple calculation of this asymptotic output impedance and some intuition into the operation of SC converters. The output impedance directly models the losses in the circuit due to capacitor charging and discharging. This impedance can be determined by simply examining the charge flow in the converter without simulation or complicated network analysis.

B. Fast Switching Limit Impedance

The other asymptotic limit, the fast switching limit (FSL), is characterized by nearly-constant current flows between capacitors. The switch on-state impedances and other resistances are sufficiently large such that during each phase, the capacitors do not approach equilibrium. In the asymptotic limit, the capacitor voltages are modeled as constant. The circuit loss is related only to conduction loss in resistive elements.

The duty cycle of the converter is important when considering the FSL impedance since currents flow during the entirety of each phase. For this analysis, a duty cycle of 50%




Fig. 4. Switch Charge Flow in Ladder Converter

is assumed for simplicity. Duty cycle differing from 50% can be included in the following analysis without much difficulty if another duty cycle is used. Additionally, only the on-state switch resistance is considered; other parasitic resistance (i.e. capacitor equivalent series resistance (ESR)) can be similarly incorporated into the model.

The $a_{r,i}$ values are defined as the charge flow through each switch during the phase in which the switch is on. For the switches that are on during phase 1, the corresponding $a_{r,i}$ values can be determined from the $a_{c,i}^1$ values. Analogously, corresponding $a_{r,i}$ values for switches that conduct during phase 2 can be determined from the $a_{c,i}^2$ values. The values of $a_{r,i}$ are independent of duty cycle as they simply represent the charge flow through the switches that ensure charge conservation on the circuit's capacitors. The $a_{r,i}$ values for the switches in the ladder converter in fig. 2 can be determined directly. The charge flows in the switches during both phases are shown in fig. 4, resulting in an \mathbf{a}_r vector of:

$$\mathbf{a}_r = [2/3 \quad 2/3 \quad 1/3 \quad 1/3 \quad 1/3 \quad 1/3] \quad (10)$$

In the FSL, the current through the on-state switches is assumed to be constant. Given the charge flow vector, the current in each switch is easily determined:

$$i_{r,i} = 2q_{r,i}f_{sw} \quad (11)$$

where $q_{r,i}$ is the charge flow through switch i during a single period, assuming a 50% duty cycle. Substituting $q_{r,i} = a_{r,i}q_{out}$ and $q_{out} = i_{out}/f_{sw}$ into (11) yields:

$$i_{r,i} = 2a_{r,i}i_{out} \quad (12)$$

The current through the switches is only dependent on the vector \mathbf{a}_r , which is obtainable by inspection. The network voltages never need to be found in this analysis, simplifying computation significantly.

The average power loss due to each individual switch is equal to the instantaneous on-state power loss multiplied by its duty cycle. Since the total loss of the SC converter in the FSL is just the sum of the switch losses, the total circuit loss

is given by:

$$P_{FSL} = \sum_{switches} \frac{1}{2} R_i (2a_{r,i} i_{out})^2 \quad (13)$$

where R_i is the on-state resistance of switch i .

Since the input and output charge flow in the SC converter is constrained by the conversion ratio n , all the power loss in an ideal SC converter (as analyzed here) is modeled by the output voltage drop. Thus the output impedance can be determined by equating the actual power loss of the circuit with the apparent power loss due to the output impedance. Since this power loss is proportional to the square of the output current, the FSL output impedance can be obtained by inspection:

$$R_{FSL} = 2 \sum_i R_i (a_{r,i})^2 \quad (14)$$

Similar to the SSL output impedance in (9), the FSL output impedance is given simply in terms of component parameters and the switch charge multiplier coefficients of each switch. The power loss due to these conduction losses is equal to the equivalent power loss through the output impedance. These two simple forms of the output impedance (given in (9) for the SSL and (14) for the FSL) can be used to provide strong guidance for the design of switched-capacitor power converters.

III. COMPONENT OPTIMIZATION

Given that all converter losses attributed to the capacitors and resistive switches can be reflected in the computation of a single real output resistance, it is now possible to optimize the components in order to minimize that output impedance. Minimal output impedance corresponds to maximum efficiency for a given power delivered, and dually, corresponds to maximum power delivery for a given loss. This section develops optimality computations for the slow switching limit (SSL) and the fast switching limit (FSL) impedance. When optimizing over capacitances, one should minimize the output impedance that is associated only with the capacitances, namely the SSL impedance. Analogously, when optimizing over switch sizes, one should minimize the FSL output impedance. The final design step is to choose a maximum operating frequency for which the parasitic losses are manageable. The total capacitance and switch conductance should be adjusted such that the total impedance meets the design goal and the SSL and FSL impedances are balanced.

The optimization procedure requires knowledge of the component working voltages, unlike the output impedance analysis. The working voltage for a capacitor is the maximum voltage on the capacitor during steady-state converter operation. For a transistor (switch), the working voltage is the voltage it blocks during steady-state converter operation. For open-circuit operation, these working voltages can be found by inspection in most examples, or by the process outlined in reference [4]. This analysis is based on combining KVL constraints for the two phase topologies, in combination with a known source voltage. The result is the computation of vectors

denoted v_c and v_r for the working voltages of the switches and capacitors, respectively, ratioed to the converter output voltage.

The optimization is based on a physical size (or cost) constraint for the devices. Each component, whether a capacitor or switch, has a voltage rating depending on the implementation of the component. This voltage rating must be no lower than the maximum working voltage across that component. When capacitors are optimized, their total energy storage capability is held constant. Or, in the case when all capacitors must be rated for the same voltage, the total capacitance is held constant. Likewise, when the switch sizes are optimized, the total V-A capacity product is held constant. This V-A metric translates to a constraint on the G-V² products summed over the switches (G refers to switch conductance). Switch V-A capacity naturally scales with conductance G. Further, switch capacity scales with V² since doubling the voltage rating of a unit switch while keeping conductance constant would require four unit switches (two units in series to meet the voltage rating, and then paralleled with another two units to recover the conductance rating). If all the switches are rated for the same voltage, the constraint reduces to holding the sum of the switch conductances constant.

A. SSL Capacitor Optimization

The capacitor optimization uses a constraint that holds the total energy storage capability, summed over all capacitors, fixed to a constant E_{tot} . This constraint can be mathematically expressed as:

$$\sum_i \frac{1}{2} (v_{c,i(rated)})^2 C_i = E_{tot} \quad (15)$$

where C_i represents the value of capacitor i and $v_{c,i(rated)}$ represents the rated voltage of capacitor i . The energy storage capability of a capacitor is related to its rated voltage, as that dictates its size and cost, not the maximum voltage it sees during operation. However, the capacitor's working voltage must be less than the rated voltage to avoid damaging the component, and should be close to the rated voltage to achieve good utilization of the device.

A function \mathcal{L} is defined to perform the constrained optimization:

$$\mathcal{L} = \sum_i \frac{(a_{c,i})^2}{C_i} + \lambda \left(\sum_i \frac{1}{2} (v_{c,i(rated)})^2 C_i - E_{tot} \right) \quad (16)$$

where the first term represents the SSL output impedance (scaled by switching frequency as it does not effect the minimization) and the second term is proportional to the constraint in (15). The impedance is minimized by equating the partial derivatives of \mathcal{L} with respect to C_i and λ with zero:

$$\frac{\partial \mathcal{L}}{\partial C_i} = -\frac{(a_{c,i})^2}{C_i^2} + \lambda \frac{1}{2} (v_{c,i(rated)})^2 = 0 \quad (17)$$

$$\frac{\partial \mathcal{L}}{\partial \lambda} = \sum_i \frac{1}{2} (v_{c,i(rated)})^2 C_i - E_{tot} = 0 \quad (18)$$

Equation (18) simply repeats the constraint in (15).

The relationship in (17) sets up a proportionality between C_i , $a_{c,i}$ and $v_{c,i(rated)}$. The energy constraint can be used to find an expression for the value of each capacitor:

$$C_i = \left| \frac{a_{c,i}}{v_{c,i(rated)}} \right| \frac{2E_{tot}}{\sum_k |a_{c,k}v_{c,k(rated)}|} \quad (19)$$

The optimal energy storage of each capacitor is proportional to the V-Q product of each capacitor:

$$E_i = \frac{|a_{c,i}v_{c,i(rated)}|}{\sum_k |a_{c,k}v_{c,k(rated)}|} E_{tot} \quad (20)$$

When the total energy is constrained, the optimal capacitor energies are proportional to the product of their rated voltage and their charge multiplier coefficients. In addition, the ripple voltage on each capacitor is directly proportional to that capacitor's rated voltage.

The optimized output impedance can be calculated by combining (9) and (19):

$$R_{SSL}^* = \frac{1}{2E_{tot}f_{sw}} \left(\sum_i |a_{c,i}v_{c,i(rated)}| \right)^2 \quad (21)$$

By optimizing the capacitors, the output impedance becomes proportional to the square of the sum of the products of voltages and charge flows (V-A product) of each capacitor. The optimization can improve the performance of an SC converter designed in an ad-hoc manner significantly, especially one with a large conversion ratio.

If all capacitors in a SC converter are rated for the same voltage, in the ladder topology or in applications with integrated capacitors, the optimization results can be simplified. In this case, we constrain total capacitance to a value of C_{tot} , and the value of each individual capacitor is given by:

$$C_i^* = \frac{|a_{c,i}|}{\sum_k |a_{c,k}|} C_{tot} \quad (22)$$

Each capacitor is sized proportionally to its charge multiplier coefficient. With optimized capacitors, the voltage ripple on each capacitor is set equal in magnitude.

The optimized SSL output impedance (from (21)) thus simplifies to:

$$R_{SSL}^* = \frac{1}{C_{tot}f_{sw}} \left(\sum_i |a_{c,i}| \right)^2 \quad (23)$$

These optimization results for the single-voltage technology are very simple to utilize in switched-capacitor converter design.

B. FSL Switch Optimization and Sizing

Like capacitors, the switches in a SC converter can be optimized, yielding dramatic performance increases. This optimization is carried out in the asymptotic fast switching limit where output impedance is directly related to switch conductance. This optimization assumes a duty cycle of 50%.

A cost-based constraint is used to obtain the lowest output impedance for a given cost. Most discrete MOS-type transistors are characterized (and their cost established) according to their V-A product. The optimization should hold the sum of the V-A capacity product over all switches, constant. This cost-based V-A metric corresponds to a constraint on the G-V² product summed over the switches, as previously discussed.

In an integrated application, the same total G-V² constraint applies. The transistor length and nominal voltage scale linearly with process size. In addition, switch conductance scales proportionally with transistor width and inversely with transistor length. A cost metric A_{sw} , related to the area (or width multiplied by length) of a specific transistor, can be written as $A_{sw} = GV^2$ (in units of GV^2 , i.e. S-V²).

This constraint, applicable to both discrete and integrated transistors, can be expressed as:

$$A_{tot} = \sum_{switches} G_i(v_{r,i(rated)})^2 \quad (24)$$

where G_i is the conductance of switch i and $v_{r,i(rated)}$ is the rated voltage of switch i . As in the capacitor optimization, $v_{r,i(rated)}$ is the voltage the device can support, not necessarily the voltage it blocks in normal operation. Naturally, the rated voltage must be larger than the nominal blocking voltage.

A Lagrange optimization function \mathcal{L} is formed to minimize the FSL output impedance while satisfying the constraint in 24:

$$\mathcal{L} = \sum_i \frac{(a_{r,i})^2}{G_i} + \lambda \left(\sum_{switches} G_i(v_{r,i(rated)})^2 - A_{tot} \right) \quad (25)$$

The first term corresponds to the FSL output impedance (the constant in (14) does not affect the optimization) and the second term corresponds to the constraint in (24). The minimization is performed by taking the partial derivative of (25) with respect to G_i and setting it to zero:

$$\frac{\partial \mathcal{L}}{\partial G_i} = -\frac{(a_{r,i})^2}{G_i^2} + \lambda(v_{r,i(rated)})^2 = 0 \quad (26)$$

Again, differentiating with respect to λ yields the constraint in (24).

Equation (26) yields a proportionality between G_i and the ratio between the switch's charge multiplier coefficient and its voltage rating. This proportionality, when combined with the G-V² constraint in (24), yields an expression for the optimal conductance of each switch:

$$G_i^* = \frac{1}{R_i^*} = \left| \frac{a_{r,i}}{v_{r,i(rated)}} \right| \frac{A_{tot}}{\sum_k |a_{r,k}v_{r,k(rated)}|} \quad (27)$$

Comparing the optimal conductance G_i^* to the optimal capacitance in (19) makes it evident that the two optimizations are analogous.

The optimal FSL output impedance is obtained by substituting (27) into (14) (the FSL output impedance):

$$R_{FSL}^* = \frac{2}{A_{tot}} \left(\sum_i |a_{r,i}v_{r,i(rated)}| \right)^2 \quad (28)$$

Similar to the optimal SSL impedance, the optimal FSL output impedance is related to the square of the sum of the V-A products. This simple form of the optimal output impedance allows the comparison of various SC converter topologies. Several SC converter topologies are compared in section IV.

Many SC converters use switches with a single voltage rating. For instance, many IC-based converters only use the native NMOS transistors of the process since they perform the best. In addition, topologies such as the ladder converter utilize switches that must all block the same voltage. The switch-cost constraint discussed in the previous section simplifies into a constraint on total switch conductance G_{tot} . The optimal conductance of each switch simplifies to:

$$G_i^* = \frac{|a_{r,i}|}{\sum_k |a_{r,k}|} G_{tot} \quad (29)$$

likewise, when all switches are rated for an identical voltage, the optimal FSL output impedance simplifies to:

$$R_{FSL}^* = \frac{2}{G_{tot}} \left(\sum_i |a_{r,i}| \right)^2 \quad (30)$$

The performance of a converter is related to the square of the sum of the charge multiplier coefficients. Topologies with a small sum of these coefficients perform better for a given switch conductance than a topology with a large sum of coefficients. In integrated applications or other applications where a single-voltage switches must be used, this optimization can be used. A comparison of SC converters based on single-voltage devices is performed in section IV.

IV. COMPARISON OF SC CONVERTER TOPOLOGIES

A number of SC converter topologies exist in literature, but the merits of each have never been compared in a methodical way. The optimizations in sections III-A and III-B can be used to provide a performance comparison among different common SC converter topologies. Fig. 5 shows five converter topologies discussed in the literature.

The first comparison uses the cost metrics in section III and assumes that devices of every voltage rating are available. Step-up versions of the topologies are considered (as shown in fig. 5, although step-down versions would yield identical results). The optimal output impedance for all topologies in both asymptotic limits is evaluated for a range of conversion ratios (represented by n).

When evaluating the FSL output impedance, the converters are evaluated on the ratio $\frac{V_{OUT}^2/R_{FSL}}{A_{tot}}$ (the ratio between the G-V² product of the converter and the switch G-V² product summed over all switches). For a given cost constraint and conversion ratio, the converter with the highest metric is the one with the lowest output impedance. Likewise, when the SSL output impedance is considered, the converters are evaluated on the ratio $\frac{V_{OUT}^2/R_{SSL}}{E_{tot}f_{sw}}$. For a given total capacitor energy storage, the topology with the highest metric will have the lowest SSL output impedance.






Fig. 5. Five Step-up SC Converter Topologies

After performing the optimization and comparison, the five topologies are compared in fig. 6. At a conversion ratio of two, all topologies perform identically. Upon further inspection, for $n = 2$ only, these five topologies are actually identical. Converters that do well in the SSL comparison, such as the series-parallel topology, do poorly in the FSL comparison. Conversely, topologies such as the Dickson Charge Pump and the Ladder topology that perform well in the FSL comparison typically perform poorly in the SSL comparison. Exponential converters, such as the Fibonacci and Doubler topology do reasonably well in both cases. Some converters use capacitors efficiently and others use switches efficiently, but none of these converters are superior in both asymptotes. For converters designed using a capacitor-limited process, a series-parallel topology would work best, while switch-limited designs should use a topology such as the Dickson charge pump or ladder topology.



(a)




(b)

Fig. 6. (a) SSL and (b) FSL performance metrics with optimal-voltage devices


The exponential converters, such as the Fibonacci and Doubler topologies, seem to perform reasonably well in both the SSL and FSL comparisons. However, since the switches and capacitors used in their implementations support different voltages and most of the switches are not ground-referenced, practical implementation would be difficult if not impossible.

The second comparison performed assumes that all devices must be of the same voltage rating. In integrated applications using standard CMOS processes, the switches and capacitors are usually all rated for the same voltage. The process is chosen such that this voltage rating corresponds to the maximum voltage seen on any device. However, the switches and capacitors can be rated differently from each other, i.e. if the highest-voltage switch is rated for 1 volt, a 1 volt process would be used, even if some capacitors support a higher voltage.

The comparison results using identically-rated switches and transistors are shown in fig. 7. The series-parallel topology is still optimal in the SSL comparison, as all capacitors in that topology also support the same voltage. Likewise, the ladder topology is optimal in the FSL comparison, as all switches in that topology support the same voltage. However, the expo-



(a)



(b)

Fig. 7. (a) SSL and (b) FSL performance metrics with single-voltage devices

ponential converters are now relatively poor in both comparisons because they involve a wide range of device stresses, which is impractical in implementation. These comparisons can be used to select the best topology for any given application.

V. COMPARISON WITH CONVENTIONAL DESIGNS

Switched-capacitor converters have several advantages over conventional inductor-based DC-DC converters. With a switched-capacitor converter, conduction and switching losses are not additional losses, but are already incorporated in the output impedance based losses calculated in sections II-A and II-B. The only losses that are not included in the output impedance are the gate drive (and other parasitic) losses and control power. Short-circuit (shoot-through) power can be eliminated by the use of sufficiently non-overlapping clocks. Stray capacitances from dynamic nodes must be minimized and their losses incorporated into the efficiency of the converter if the strays are not eliminated.

A SC converter and a conventional DC-DC converter can be compared directly when conduction loss is considered. The silicon area (for the switches and control functions) is the dominant cost in many DC-DC converters. A converter with a significantly-lower switch conductance loss may have




Fig. 8. (a) Standard Boost Converter (b) Transformer-Bridge Converter

a cost advantage over a converter with a higher switch loss. For the SC converter, the conduction loss is equal to the loss corresponding to the FSL output impedance. The switch loss of an inductor-based converter is equal to or greater than the resistive losses occurring in the on-state resistances of the switches due to additional losses during switching. Because the FSL impedance is considered, a ladder-type step-up converter (such as the one in fig. 5a) is compared, as it (along with the Dickson charge pump) uses switches most efficiently. Two magnetic-based converters are considered, the boost converter and transformer-bridge converter, both shown in fig. 8. Total switch $G \cdot V^2$ product is held constant for all converters, and the SC converter is assumed to operate in the FSL. Finally, all switches are sized optimally based on the optimization methods presented in this paper. All converters are designed and optimized for a given conversion ratio n , and an input voltage of 1 V for convenience.

The step-up ladder-type SC converter is considered first. All switches in the ladder topology must be rated for 1 volt. The lowest two switches in the ladder structure have an a_r component of $(n - 1)$ while the other $2(n - 1)$ switches simply have an a_r component of 1. Thus, the sum of the a_r components is:

$$\sum_i |a_{r,i}| = 2(n - 1) + 2(n - 1) = 4(n - 1) \quad (31)$$

The optimal FSL output impedance of this converter (constrained such that $\sum_{switches} G_i V_i^2 = A_{tot} = 1$) is thus:

$$R_{out} = 2 \left(\sum_i |a_{r,i} v_{r,i(rated)}| \right)^2 = 32(n - 1)^2 \quad (32)$$

Computing the ratio of this output resistance to the square of the output voltage yields the performance metric of the ladder circuit, $32(n - 1)^2/n^2$. This is plotted in fig. 9.

The boost converter in fig. 8a is operated at duty cycle $D = 1/n$ to achieve a step-up ratio of n . The duty cycle of switch S1 is $D_1 = D = 1/n$ and the duty cycle of switch S2 is $D_2 = 1 - D = (n - 1)/n$. The conduction loss in this circuit is directly computed as:

$$P_{cond} = \left(\frac{D}{G_1} + \frac{1 - D}{G_2} \right) I_{in}^2 = R_{out} I_{out}^2 \quad (33)$$




Fig. 9. Conduction Loss Comparison

The equivalent loss impedance R_{out} can be directly compared to the output impedance of the SC converter. Optimizing the ratio of the two switch conductances for a given duty cycle, the following constraint can be derived:

$$\left(\frac{G_1}{G_2} \right)^2 = \frac{D}{1 - D} \quad (34)$$

Since the total $G \cdot V^2$ product of the switches is again constrained at one and each switch in the boost converter must be rated for the output voltage of n , the total conductance is restricted to $G_{tot} = 1/n^2$. From this constraint, the equivalent loss impedance can be determined (note that $D = 1/n$ to achieve the correct conversion ratio):

$$R_{out} = n^4 \left(\frac{D}{G_1} + \frac{1 - D}{G_2} \right) = n^4 \left(1 + 2\sqrt{\frac{n - 1}{n^2}} \right) \quad (35)$$

Computing the ratio of this optimal output resistance to the square of the output voltage yields the performance metric of the boost circuit, $n^2 \left(1 + 2\sqrt{\frac{n - 1}{n^2}} \right)$. This is plotted in fig. 9.

Finally, the transformer-based direct converter in fig. 8b is considered. The transformer is assumed to be ideal and to have an up-conversion ratio of n . The output switches are all identical and must be rated for the output voltage of n volts. The on-current of these switches is equal to the output current I_{out} . Likewise, the input switches must be rated for 1 volt and conduct a current of nI_{out} . To constrain the total $G \cdot V^2$ product equal to one, the output switches must have conductances of $1/8n^2$ and the input switches must have conductances of $1/8$. The conduction loss can then be calculated as:

$$P_{cond} = 2(8n^2)I_{out}^2 + 2(8)(nI_{out})^2 = 32n^2 I_{out}^2 \quad (36)$$

The resulting ratio of the optimal output impedance to the square of the output voltage, is then constant at 32 for any conversion ratio. This makes intuitive sense as only the transformer turns ratio is changed to achieve different conversion ratios.

The conduction losses of the three converters (represented by equivalent power-loss output impedance divided by squared output voltage) are compared in fig. 9. The SC and boost converters' output impedance metrics increase as the conversion ratio increases, but the SC converter approaches an asymptotic limit at $R_{out} = 32$ (the same as the transformer-based converter).

At large conversion ratios, the step-up ladder-type SC converter is significantly superior to the boost converter as the switches in the ladder topology block only the input voltage and most switches carry less than the input current. However, the boost converter's switches carry the full input current and block the full output voltage. Even though the SC converter has many more switches, the low working V-A product of these switches yields a lower conduction loss than that of the boost converter, with its much higher working V-A product switches.

In an application where switches are the limiting factor in performance or cost, switched-capacitor converters are evidently advantageous over conventional magnetics-based DC-DC converters at high or moderate conversion ratios.

VI. IDEAL CONVERTER IMPEDANCE SIMULATION

The ideal characteristics of a SC converter, as described in section II, can be verified through simulation. The 3-to-1 step-down ladder circuit in fig. 2 is used as an example. The total capacitor energy storage and total switch V-A product are selected arbitrarily and the individual components are optimized using the methods in section III. Capacitor C2 is set to 200nF while capacitors C3 and C4 are set to 100nF, proportional to their charge flows. Likewise, switches SW1 and SW2 have a on-state resistance of 50 mΩ while the other four switches have an on-state resistance of 100 mΩ. The output is modeled with a large capacitance (10 μF) and a current source load. The corresponding output impedance (SSL and FSL) is given by:

$$R_{SSL} = \frac{1}{f_{sw}} \left(\frac{(1/3)^2}{100nF} + \frac{(1/3)^2}{100nF} + \frac{(2/3)^2}{200nF} \right) = \frac{4.4M\Omega}{f_{sw}} \quad (37)$$

$$R_{FSL} = 2 \left(2(50m\Omega) \left(\frac{2}{3} \right)^2 + 4(100m\Omega) \left(\frac{1}{3} \right)^2 \right) = 178m\Omega \quad (38)$$

Finally, an input voltage of 3 volts is used, yielding a nominal output voltage of 1 volt.

The output impedance was calculated through a time-based *spectre* simulation where a load current step is applied after the converter reaches steady-state operation. For this converter, a load step of 10 mA is used. The load voltage sag when the converter reached steady-state again is measured and used to calculate the output impedance. After repeating the simulation for a range of switching frequencies, the output impedance curve is compared to the calculated results in fig. 10. The total calculated SSL and FSL curve is approximated by:

$$R_{out} = \sqrt{R_{SSL}^2 + R_{FSL}^2} \quad (39)$$




Fig. 10. Simulated output impedance vs. switching frequency

The simulation results on the SSL and FSL impedance asymptotes match the calculated results very well, demonstrating that the calculations are correct. In the transition between the SSL and FSL, the simulation results do not quite match the approximate transition, as the output impedance does not follow the simple rolloff approximation. However, for most practical purposes, the rolloff model provides a sufficient approximation of the output impedance. These results were expected from the calculations and discussion in section II.

CONCLUSION

An analysis method has been presented to determine the performance of any switched-capacitor power converter using easily-determined charge multiplier vectors. The capacitors and semiconductor switches of the converter were optimized to minimize output impedance for several conditions and constraints. Five separate converter topologies were considered for their effectiveness in utilizing capacitors and switches. This comparison allows the use of an optimal topology suited to its application and implementation technology. Significantly, the performance (based on conduction loss) of a ladder-type converter was found to be superior to that of a conventional boost converter for medium to high conversion ratios.

REFERENCES

- [1] D. Maksimovic and S. Dhar. *Switched-Capacitor DC-DC Converters for Low-Power On-Chip Applications*. Power Electronics Specialists Conference, 1999. pp 54-59 vol.1.
- [2] G. Zhu and A. Ioinovici. *Switched-Capacitor Power Supplies: DC Voltage Ratio, Efficiency, Ripple, Regulation*. IEEE Int. Symposium on Circuits and Systems, May 12-15 1996, pp 553-556.
- [3] K. D. T. Ngo and R. Webster. *Steady-State Analysis and Design of a Switched-Capacitor DC-DC Converter*. Power Electronics Specialists Conference, 1992. pp 378-385 vol.1.
- [4] M.S. Makowski and D. Maksimovic. *Performance Limits of Switched-Capacitor DC-DC Converters*. Power Electronics Specialists Conference, June 18-22 1995, pp 1215-1221.
- [5] J-T. Wu and K-L. Chang. *MOS Charge Pumps for Low-Voltage Operation*. IEEE Journal of Solid-State Circuits, April 1998, pp 592-597.
- [6] L. Chua, C. Desoer, and E. Kuh. *Linear and Nonlinear Circuits*. McGraw Hill, New York, 1987