Design of Microfabricated Inductors

Luca Daniel
dluca@riovista.eecs.berkeley.edu

Charles R. Sullivan
charless@eeecs.berkeley.edu

Seth R. Sanders
sanderson.eecs.berkeley.edu

University of California, Berkeley
Department of Electrical Engineering and Computer Sciences
Berkeley CA 94720 U.S.A.

Abstract—Possible configurations for microfabricated inductors are considered. Inductance can be set by adjusting permeability through control of anisotropy of a permalloy core, or via a patterned quasi-distributed gap. A design methodology based on a simple model is proposed. Analysis of secondary effects is also developed. A design example for a 5 MHz buck converter application is presented. A power density of 12.8 W/cm² is possible for an efficiency of 94%.

I. INTRODUCTION

Recent advances in microfabrication of transformers, using thin-film magnetic materials, show much promise for miniaturization of power converters [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11]. Microfabrication techniques can produce fine patterning and thin films, which are advantageous for the control of eddy current losses. This allows the use of magnetic metal alloys at frequencies in the range of 2-20 MHz. These materials can have high usable flux density and low hysteresis loss [9]. Although some inductors have been built using similar techniques [12, 13, 14, 4, 15, 16, 17, 18, 19, 20], many have not been designed for power applications. Through design and optimization specifically for these applications, higher efficiencies and power densities can be achieved.

In this paper, various geometries and fabrication methods for inductors are considered. Design calculations and optimizations for one configuration are developed. Specific results for an example design are presented.

II. INDUCTOR CONFIGURATIONS AND GEOMETRIES

The designer of a magnetic component with a magnetic core, fabricated by deposition of metal or other films on a substrate, faces a basic choice between depositing two layers of magnetic material with a conductor in between, or depositing two layers of conductor with a magnetic core in between. A device that uses two layers of conductor requires low resistance via contacts, and does not allow optimal use of an anisotropic magnetic material. As discussed in more detail in [9, 21], a configuration using two layers of magnetic material above and below a conductor is preferred for these reasons, and because it generally allows higher power density. This geometry has been applied in [10, 20].

A high-frequency inductor with substantial AC current requires careful design to avoid high AC conduction losses. Typical inductor designs for power applications include an air gap that can adversely affect the field distribution, inducing eddy currents, particularly with planar conductors and multi-turn windings. Perhaps the most elegant solution to this problem is the use of a low permeability magnetic material to act as a distributed gap across the top and the bottom of the conductors, as shown in Fig. 1. In this case, the field lines are nearly horizontal in the winding space, and the AC resistance effects are determined by the height of the conductor, not its width. Additionally, the number of turns does not affect AC resistance as long as the turns accumulate horizontally, rather than vertically [22, 9].

An approximation of this configuration can be fabricated as shown in Fig. 2, if a material with appropriate permeability is available. If it is necessary to use high-permeability materials, most designs will require increasing the overall reluctance of the magnetic path by intro-
Fig. 2. Ungapped inductor configuration

Fig. 3. Hard axis permeability controlled by an applied field: 
\[ \mu_e = 4300 \text{ at zero-field; } \mu_v = 370 \text{ with 9.9 Oe applied; } \]
\[ \mu_r = 230 \text{ with 22.6 Oe applied.} \]

IV. Basic Ungapped Design Analysis

A design methodology is presented for an ungapped inductor, as in Fig. 2, to be used in a power converter circuit. A PWM buck converter is used as an illustrative example, but the calculations could be adapted for other converter topologies.

The optimization, presented in Appendix A, follows a procedure similar to that developed for a transformer design in [9]. In a first analysis the end turns, the lateral width \( S_{\text{lat}} \) needed to close the core, and the lateral separation \( S_t \) between turns have been neglected (see Fig. 2). A more detailed model will be presented in Section V to account for the effects of these factors.
First, the losses and power handling per unit area are calculated. The AC losses in the windings can be estimated, assuming a horizontal field in the window area, by a one dimensional analysis [25], and are found to depend only on the ratio between the height of the conductor \( h_c \) and the skin depth \( \delta \), even for multiple turns. This is described by an AC resistance factor \( F_r(h_c) = R_{AC}/R_{DC} \).

If anisotropic NiFe alloy is used, and the main flux path is chosen along the non-hysteretic hard axis direction [9], only eddy currents will contribute to the loss in the core. To control this loss a laminated core, deposited as a multilayer film, can be used.

Finally, the throughput power density can be expressed as a function of the same parameters that determine the power loss.

### A. Core optimization

The general guideline of the design will be the trade off between efficiency and power density. A given efficiency, for example, can be assigned during the design procedure and the power density then optimized.

According to the expressions in Appendix A, the power loss in the core can be made almost negligible by a large number of laminations, \( N \). Given a fixed number of laminations, the height can be adjusted for maximum power density as shown in [9], yielding the expression

\[
P_{\text{core loss}} = \frac{34992\omega^2 B_{pk}^2 \rho_0^2 N^4}{3125\pi^5(1-D)^6 \rho_1^3} \left[ \frac{1 - \eta}{\eta} \right]^5 \left[ \frac{h_c}{1 + 2F_r(h_c)} \right]^3,
\]

where \( \omega \) is the operating frequency, \( \rho_0 \) and \( \rho_1 \) are the respective resistivities of the core and of the conductor, \( D \) is the duty cycle, \( h_c \) is the height of the conductor, \( F_r \) is the AC resistance factor, and \( r = \Delta i_{pp}/I_{DC} \) is the ripple of the current. Variable \( B_{pk} \) is one-half the peak-to-peak value of the AC flux density. For an optimized design, the peak of total flux density should be close to (or at) the saturation level \( B_{sat} \) [9]. Hence, for our purposes, we design with \( B_{pk} = B_{sat}/(1 + 2\eta) \).

Designs optimized as described above correspond to a situation in which the power loss is distributed between core and winding such that

\[
\frac{P_{\text{core loss}}}{P_{\text{wind loss}}} = \frac{2}{3}.
\]

This relation holds in general for all optimized designs of planar inductors and transformers with the configuration in Fig. 2, as long as hysteresis losses are neglected, the core laminations are thin compared to a skin depth, and their number is decided a priori.

The optimal ratio (2) corresponds to the case where the height of the core is not constrained. In this case, the power density (1) of the device will increase with the fourth power of the number of laminations. If, instead, the desired height of the core turns out to be too large to be practical, then a larger number of laminations will not significantly increase the power density, as shown in Fig. 5.

![Fig. 4. Power density vs power loss percentage, for a fixed number of laminations \( N = 12 \). Parameters in Table I have been assumed. End turns and other second order effects have been neglected.](image)

![Fig. 5. The solid line shows the maximum power density at \( \eta = 94\% \) vs. the number of laminations \( N \). The dashed line shows the core height vs. number of laminations, limited at 16\mu m. End turns and second order effects have been neglected.](image)

### B. Coil configuration and inductance adjustment

One way to satisfy the inductance requirement is by adjusting the permeability of the core as described in Section III. Besides giving a more favorable field configuration, this approach avoids the introduction of the induc-
tance constraint in the optimization process.

The optimum power density for a given efficiency (1) does not depend on the number of turns $n$. Therefore, one can design for a single-turn structure and then increase $n$ to reduce the length/width aspect ratio. The flux carrying requirement specified by the application implies that the product $nW_t h_c$ is fixed. With this product fixed, the inductance

$$ l = \frac{n^2 \mu_0 \mu_r W_t h_c}{2nW_t}, \quad (3) $$

has no dependence on the number of turns $n$. Here, $h_c$ is the core height, $W_t$ is the width of a turn ($2nW_t$ is the magnetic path length), and $W_s$ is width of the magnetic path (see Fig. 2). For the remainder of the paper, the dimension $W_t$ will be referred to as the length of the core, because it corresponds to the longer dimension of the device.

The value of current density, $\sigma = I_{DC}/W_t$, required to attain a given efficiency, is calculated in the optimization process in Appendix A. This value can be achieved by choosing the width of each turn, $W_t$, according to the specified output current $I_{DC}$.

The effective permeability required to produce the desired inductance for the optimized design as calculated in Appendix B is given by

$$ \mu_r(\eta) = \frac{2}{\mu_0 \sigma(\eta)} \left( \frac{B_{sat}}{1 + \frac{\mu_r}{2}} \right). \quad (4) $$

For an optimal design, $\mu_r(\eta)$ depends only on the chosen efficiency.

As an example, assuming the parameters in Table I and neglecting end-turn and other second order effects, designs in the range 90% < $\eta$ < 99% are possible for values of relative permeability in the range 0.5 < $\mu_r$ < 4000, as shown in Fig. 6. Practical designs generally require higher permeability for a given efficiency, as they include the spaces to close the core $S_{lat}$ and to separate the turns $S_t$, that increase the device width (see Fig. 2).

V. HEIGHT OF THE CONDUCTOR AND SECOND ORDER ANALYSIS

The optimization presented above does not specify the height of the conductor, $h_c$. As $h_c$ is increased up to two skin depths, both AC and DC resistances decrease. Beyond this point, the improvement in AC resistance is small. With sufficient thickness, the DC loss can be made negligible in relation to AC loss. For higher values of $h_c$ there will not be significant advantages because only the DC losses, already negligible, will be reduced.

When geometry considerations are also taken into account, increasing $h_c$ will eventually make substantial the lateral width, $S_{lat}$, required to close the core and the lateral width, $S_t$, required to separate the turns. This effectively reduces the power density. Thus, the selection of conductor height $h_c$ is a trade off between reducing resistance with a thicker conductor, or minimizing area by reducing $S_{lat}$ and $S_t$ with a thinner conductor.

A. End turns and secondary effects analysis

A more detailed model has been developed to take into account end-turn and other second order effects. Unlees factors have been introduced to account for these effects. The formulas presented in the basic analysis will then be modified only by multiplicative coefficients. The power loss in the end turns is captured by the factor $K_{end}$ such that $R_{DC,tot} = R_{DC}K_{end}$. The factor $K_{s}$ is defined such that $W_s,tot = W_sK_s$, where $W_s$ is the length of the core (Fig. 2), and $W_s,tot$ is the total length of the device including end turns. Finally, $K_c$ accounts for the width such that $W_c,tot = nW_tK_c$, where $n$ is the number of turns and $W_t$ is the width of each turn.

For many practical designs, where the width of a turn $W_t$ is much larger than the height $h_c$, these factors are close to unity and the basic analysis presented above is a good approximation. However, for other designs, consideration of the factors $K_{end}$, $K_s$ and $K_c$ may be necessary to achieve an optimal design. The maximum power density for a given efficiency will now be reduced by the factor

$$ \frac{1}{K_s K_c K_{end}^3}, \quad (5) $$

as discussed in Appendix C. An iterative design or numerical optimization is necessary since these geometric factors depend on the dimensions of the device.
Because of these second order effects, the maximum achievable power density depends on the output current requirement. For small currents, the width occupied by conductors will be small compared to the total width of the winding area, which includes the lateral space \( S_{lat} \) to close the core. For this case, a large number of turns is preferred, limited by the increasing area and power loss added by the end turns. For a larger output current the width to close the core, \( S_{lat} \), becomes small in relation to the width of the conductors \( W_t \). In this case, a small number of turns is preferred, to minimize end-turn effects. If the device is then too long, it can be subdivided into several inductors connected in series, but located side-by-side. In conclusion, designs for higher output currents will have better performance than those for lower currents because of the reduced end turn effect and because the area needed to close the core and to separate the turns becomes negligible.

VI. Example design

An example design for a PWM buck converter application [26] is presented to illustrate the design procedure. The circuit specifications can be found in Table I. A current ripple of 3A peak-to-peak over a DC current of 1A has been specified to achieve a zero-voltage-switching (ZVS) behavior. The operating frequency is limited by the power MOSFET characteristics. For a given efficiency, the power density of the inductor would increase with the square of the frequency as shown in expression (1). We outline the design procedure with the following steps. Final design parameters for our example are presented in Table I.

1. The curve expressing the maximum power density versus efficiency (Fig. 4) for a given number of laminations should be evaluated to choose an initial point for the design. For a first order design, the height of the conductor could be chosen as about one to two skin depths.

2. Expressions for the height of the core \( h_c \) and for the current density \( \sigma \) corresponding to the chosen efficiency can be found in Appendix A. If no satisfactory design point can be found, a higher number of laminations will have to be chosen. On the other hand, if the core thickness that results is too large, then the design may not take complete advantage of the high number of laminations (see Fig. 5).

3. The permeability required for the optimal design can then be calculated as shown in Appendix B.

4. The width of the conductor is determined by the current density and the specifications of the output current.

5. Given the height of the core \( h_c \) from step 1, the flux carrying requirement and the saturation level of the core determine the \( nW_t \) product, where \( n \) is the number of turns and \( W_t \) is the length of the core (Fig. 2). The number of turns can be used to adjust the length/width ratio of the device.

6. An iterative routine based on the model including end turns and second order effects presented in Appendix C can be used to refine the design (i.e., adjusting \( h_c \)) taking into account the second order effects. In our designs, we use a MathCad-based spreadsheet.

### Table I
PARAMETERS OF EXAMPLE DESIGN

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Specifications</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( f )</td>
<td>Frequency</td>
<td>5 MHz</td>
</tr>
<tr>
<td>( I_{DC} )</td>
<td>Output current</td>
<td>1 A</td>
</tr>
<tr>
<td>( \Delta I_{pp} )</td>
<td>Current ripple</td>
<td>3 A</td>
</tr>
<tr>
<td>( V_{in} )</td>
<td>Input voltage</td>
<td>40 V</td>
</tr>
<tr>
<td>( V_o )</td>
<td>Output voltage</td>
<td>5 V</td>
</tr>
<tr>
<td>( D )</td>
<td>Duty cycle</td>
<td>12.5 %</td>
</tr>
<tr>
<td>( B_{sat} )</td>
<td>Saturation flux density</td>
<td>1.1 T</td>
</tr>
<tr>
<td>( \rho_c )</td>
<td>Conductor (Cu) resistivity</td>
<td>2 ( \mu )\Omega.cm</td>
</tr>
<tr>
<td>( \rho_c )</td>
<td>Core (80% NiP) resistivity</td>
<td>20 ( \mu )\Omega.cm</td>
</tr>
<tr>
<td>( \mu_r )</td>
<td>Permeability required from design</td>
<td>367</td>
</tr>
<tr>
<td>( n )</td>
<td>from ANSOFT simulations</td>
<td>208</td>
</tr>
<tr>
<td>( N )</td>
<td>Number of laminations in the core</td>
<td>12</td>
</tr>
<tr>
<td>( h_c )</td>
<td>Total height of core</td>
<td>16 ( \mu )m</td>
</tr>
<tr>
<td>( W_t )</td>
<td>Length of the core</td>
<td>8.5 mm</td>
</tr>
<tr>
<td>( B_{pk} )</td>
<td>Peak of the flux density ripple</td>
<td>0.54 T</td>
</tr>
<tr>
<td>( L )</td>
<td>Inductance required</td>
<td>292 nH</td>
</tr>
<tr>
<td>( \sigma )</td>
<td>Current density</td>
<td>4 A/mm</td>
</tr>
<tr>
<td>( W_{s1} )</td>
<td>Width of a single turn</td>
<td>250 ( \mu )m</td>
</tr>
<tr>
<td>( h_c )</td>
<td>Height of conductor</td>
<td>40 ( \mu )m</td>
</tr>
<tr>
<td>( S_{lat} )</td>
<td>Lateral width to close the core</td>
<td>500 ( \mu )m</td>
</tr>
<tr>
<td>( n )</td>
<td>Number of turns</td>
<td>3</td>
</tr>
<tr>
<td>( K_{end} )</td>
<td>Factor for loss in end turns</td>
<td>1.29</td>
</tr>
<tr>
<td>( K_L )</td>
<td>Length factor</td>
<td>1.22</td>
</tr>
<tr>
<td>( K_w )</td>
<td>Width factor</td>
<td>2.50</td>
</tr>
<tr>
<td>( R_{DC} )</td>
<td>DC resistance from design</td>
<td>132m\Omega</td>
</tr>
<tr>
<td>( R_I )</td>
<td>AC resistance factor from design</td>
<td>1.65</td>
</tr>
<tr>
<td>( P_{coreloss} )</td>
<td>Power loss in the core from design</td>
<td>105 mW</td>
</tr>
<tr>
<td>( V_{max} )</td>
<td>Maximum current from design</td>
<td>2.5A</td>
</tr>
<tr>
<td>( V_{sat} )</td>
<td>Current to saturate the core</td>
<td>2.8A</td>
</tr>
<tr>
<td>( W_{t,tot} )</td>
<td>Total length</td>
<td>10.8 mm</td>
</tr>
<tr>
<td>( 2W_{t,tot} )</td>
<td>Total width</td>
<td>3.6 mm</td>
</tr>
<tr>
<td>( \eta )</td>
<td>Output power</td>
<td>5 W</td>
</tr>
<tr>
<td>( \eta )</td>
<td>Power density</td>
<td>12.8 W/cm²</td>
</tr>
<tr>
<td>( \eta )</td>
<td>Efficiency from design</td>
<td>94 %</td>
</tr>
</tbody>
</table>
VII. Process

A prototype implementing the example design is being fabricated. The process is similar to the one presented in [10, 11]. A silicon wafer is used as a substrate for compatibility with IC technology. First a 2 \( \mu \text{m} \) insulation layer of SiO\(_2\) is deposited by low pressure chemical vapor deposition (LPCVD). The lower core laminations are then sputter-deposited using a multi-target system that allows switching easily from one layer to another. The 12 laminations of the NiFe permalloy (81% Ni) have an individual thickness of about 1.3 \( \mu \text{m} \) and they are insulated by 0.3 \( \mu \text{m} \) of SiO\(_2\). A very thin layer of Ti reinforces the adhesion. About 30 nm of chrome are then evaporated over the core, patterned and etched to constitute a mask for the core wet etch. A solution of hydrofluoric acid to attack the SiO\(_2\) and nitric acid to attack the NiFe is used. The composition has been adjusted in order to have a slightly higher etch rate of the NiFe, so that the larger undercut will prevent short circuits between the laminations. In Fig. 8, the laminated core can be seen.

A 5 \( \mu \text{m} \) layer of photoresist is then applied, patterned and hard baked to insulate the core from the coils. A thin layer of chrome (7 nm) and a seed layer of copper (200 nm) are evaporated. The copper seed layer is patterned, and the coil is then deposited by electroplating in a copper sulfate solution. The unpatterned chrome layer prevents the copper from growing beyond the copper seed layer. A rectangular current waveform at 100 Hz and 80% duty cycle is used to help the plating process start uniformly on the copper and avoid the formation of dendrites. Finally, the chrome layer is removed with a sputter-etch process. Figs. 7 and 8 show the coil over the lower part of the core after the plating process.

The magnetic path will be closed by a lid applied on the top, built on a second silicon wafer. Bumps of hard baked photoresist, 60 \( \mu \text{m} \) thick, under the sputtered laminations, will allow one to completely close the magnetic path when the lid is applied. Finally the required permeability will be obtained by putting a small permanent magnet over the upper wafer. ANSOFT simulations of the device being built (see Fig. 9) have been used to predict the value of the loss at the operating frequency \( f = 5 \text{ MHz} \). The AC resistance factor from the simulation, assuming a lossless core, turned out to be \( F_r = 1.8 \). From the one dimensional analysis performed above a factor of \( F_r = 1.014 \) would have been expected. The difference can be explained by the reluctance of the side portions of the core, which are not constructed of higher-permeability material, as in Fig. 1.

On the same device a quasi-distributed gap configuration will also be attempted by the creation of several gaps along the upper part of the core. An ANSOFT simulation of a device with 3 gaps, each of them 12 \( \mu \text{m} \) wide, positioned over each of the 3 turns (Fig. 10) gives an AC resistance factor \( F_r = 1.8 \), which promises performance close to that of the ungapped design.

VIII. Status of Experiment

The fabrication of the lower wafer is complete and the feasibility of fabricating the upper wafer has been tested [11]. The DC resistance of the coils using a 4 point probe station, has been measured yielding a value of 156 m\( \Omega \).
Fig. 9. ANSOFT simulation of the ungapped configuration. The dimensions are those indicated in the example design presented in Table I. The AC resistance factor results $F_r = 1.8$.

Fig. 10. ANSOFT simulation of the example design with 3 gaps on the upper lid core. Each gap is 12 µm wide. The AC resistance factor that results is $F_r = 1.8$.

The design value was 132 mΩ. This discrepancy can be partially explained by the fact that the thickness of the coils in the measured device was 36 µm instead of 40 µm. We also measured, with the same probe station, an inductance value of $L = 140$nH at $f = 10$KHz for the lower wafer, without the lid to close the magnetic path. ANSOFT simulations of this incomplete structure predicted a value of $L = 103$nH at the same frequency. The discrepancy is partially explained by the fact that the model for the simulation did not include the inductance due to the end turns.

IX. Conclusions

A methodology for design of microfabricated planar inductors to be used in a power conversion circuits has been presented. An example design for a 5 MHz buck converter shows that a power density of 12.8 W/cm² is theoretically possible with an efficiency of 94%. Simulations have confirmed an efficiency of 93% for such a device. The lower laminated core and the coils have been successfully fabricated. Coil DC resistance has been measured and found to be in reasonably good agreement with the design value.

APPENDIX

A. Basic Ungapped Design Analysis and Optimization

First, the losses and power handling per unit area are calculated. End turn, space to insulate turns and space to close the core will be neglected in this analysis. Given these assumptions, the active area is

$$A = W_t \times 2nW_t.$$  \hspace{1cm} (6)

See Fig. 2 and Table I for the meaning of the terminology. The loss in the windings per unit area due to the DC component can be estimated by

$$P_{\text{wind,DC}} = \frac{\rho_c 2nW_t F_r \omega f}{W_t \delta_c} = \frac{\rho_c \omega f}{\delta_c},$$  \hspace{1cm} (7)

where $\sigma = I_{DC}/W_t$ represents the current density per unit width of conductor.

The loss in the winding due to the AC component is approximated by the expression

$$P_{\text{wind,AC}} = \frac{\rho_c 2nW_t F_r(h_c) \omega f \pi \delta_m}{2nW_t W_s} = \frac{\rho_c \omega f(h_c)}{12} \frac{\delta_m}{\delta_c},$$  \hspace{1cm} (8)

where $\sigma = \Delta I_{pp}/I_{DC}$ represents the specified ripple factor of the triangular waveform of the current. Assuming a horizontal field in the winding area, the AC resistance factor $F_r(h_c) = R_{AC}/R_{DC}$ is estimated by

$$F_r(h_c) = 1 + \frac{5\delta_m - 1}{45} \left( \frac{h_c}{\delta_c} \right)^4,$$ \hspace{1cm} (9)

where $p = 1/2$ and $\delta_c$ is the skin depth of the conductor [25]. The total winding loss per unit area can then be written

$$P_{\text{wind,loss}} = \left( 1 + \frac{\rho_c \omega f(h_c)}{12} \frac{\delta_m}{\delta_c} \right).$$ \hspace{1cm} (10)

Assuming laminations thinner than one skin depth and a sinusoidal flux density, the classical result in [27] is a good approximation for the loss in the core due to eddy currents. The hysteresis losses in the hard axis direction can be neglected and the total power loss in the core per unit area can then be estimated by the expression

$$P_{\text{core,loss}} = \frac{\omega \Delta B_{pp}^2 h_c^2}{18\rho_c N^2}.$$ \hspace{1cm} (11)

The flux density has been assumed triangular and a sinusoidal waveform with the same rms value has been used for the estimation. For more precision, the loss due to each harmonic of the actual flux waveform could be calculated.

The throughput power density for a buck converter is

$$P_{\text{out}} = \frac{V_{\text{in}} I_{\text{DC}}}{A} = \frac{\Delta \lambda_{pp} I_{\text{DC}}}{W_t \times 2nW_t},$$ \hspace{1cm} (12)

where the output voltage has been expressed as a function of the off time $T_{off}$ and the ripple in the flux linkage $\Delta \lambda_{pp}$. The latter can then be written as $\Delta \lambda_{pp} = 2nB_{pk}W_t h_c$, where $2B_{pk}$ is the peak-to-peak value of the flux-density ripple. In this way, the expression for the throughput power density becomes

$$P_{\text{out}} = \frac{\omega}{2\pi(1-D)} 2B_{pk} h_c \sigma,$$ \hspace{1cm} (13)

where $\omega$ is the frequency and $D$ is the duty cycle.

Next, the throughput power density is optimized for a given efficiency, as in [9]. The efficiency constraint imposed is

$$\frac{1-\eta}{\eta} = \frac{P_{\text{core,loss}}}{A} + \frac{P_{\text{wind,loss}}}{A},$$ \hspace{1cm} (14)
and substituting the above expressions gives
\[
\frac{1 - \eta}{\eta} \frac{\omega}{2\pi(1 - D)} 2B_{ph} h_s \sigma = \frac{\omega^2 B_{ph}^2 h_s^2}{18\rho_c N^2} + \left[1 + \frac{r^2 F_2(h_s)}{12}\right] \frac{\rho_c h_s}{2s^2}.
\]  
(15)

To facilitate calculations, this can be rewritten as
\[
\rho \sigma^2 - \rho h_s \sigma + \rho h_s = 0.
\]  
(16)

Solving for \( \sigma \) and choosing the largest current for largest power density
\[
\sigma = \frac{h_s}{2s} \left[1 + \sqrt{\frac{d(h_c)}{h_s}}\right],
\]  
(17)

where \( d(h_c) = 1 - \frac{4\rho h_s}{\rho c} \). Substituting in the power density expression (13), one finds
\[
\frac{P_{out}}{A} = \left[\frac{\eta}{1 - \eta}\right]^\frac{\rho^2 h_s^2}{2s} \left[1 + \sqrt{\frac{d(h_c)}{h_s}}\right] \right]^2 = \left[\frac{\eta}{1 - \eta}\right]^\frac{\rho^2 h_s^2}{2s} \left(1 - \frac{\rho h_s}{\rho c}\right)^2 \left[1 + \sqrt{\frac{d(h_c)}{h_s}}\right].
\]  
(18)

Theoretically one optimizes for the best height of the core \( h_s \), but in practical calculations are easier if \( d \) is calculated first. Setting to zero the derivative with respect to \( d \) of the expression above, the optimal value of \( d \) is found to be
\[
d = \frac{1}{25}.
\]  
(20)

This means that the optimal core height is
\[
h_s, opt = \frac{l^2}{4\pi c^2(1 - d)} \left[1 + \frac{\rho h_s}{\rho c}\right] \left[1 - \frac{\rho h_s}{\rho c}\right] \left[1 - \eta\right]^2,
\]  
(21)

which corresponds to a current density
\[
\sigma_{opt} = 18\omega B_{ph} \rho c N^2 h_s^2 (1 - d)(1 - \frac{\rho h_s}{\rho c}) \left[1 - \frac{\rho h_s}{\rho c}\right] \left[1 - \frac{\rho h_s}{\rho c}\right] \left[1 - \eta\right]^3.
\]  
(23)

Using these values, the maximum power density that results is
\[
P_{out, opt} = \frac{3\pi^2 \rho^2 h_s^2}{3125 \pi^2 (1 - D)^2} \left[1 - \frac{\rho h_s}{\rho c}\right] \left[1 - \frac{\rho h_s}{\rho c}\right] \left[1 - \eta\right]^3.
\]  
(24)

It can also be noticed that as
\[
P_{coreless, opt} = \frac{\rho h_s^2}{4\pi c^2 (1 - d)^3},
\]  
(25)

and
\[
P_{windlass, opt} = \frac{\rho h_s^2}{64\pi^2 c^2 (1 - d)^3},
\]  
(26)

when the optimal design is achieved, the losses will be divided between core and windings such that
\[
\frac{P_{coreless, opt}}{P_{windlass, opt}} = \frac{1}{(1 - d)^3} \left[1 + \frac{\rho h_s}{\rho c}\right] = \frac{2}{5}.
\]  
(27)

B. ESTIMATION OF THE PERMEABILITY REQUIRED TO PRODUCE THE DESIRED INDUCTANCE

Under the assumptions of the basic analysis where end-turn and second order effects have been neglected, the current density, \( \sigma = I_{DC}/W_s \) is given for any efficiency as shown in Appendix A. For a closed core structure, with low reluctance via connections, this current density will then produce a field in the core equal to
\[
H_{DC} = \frac{\eta I_{DC}}{2nW_s} = \frac{\sigma(n)}{2},
\]  
(28)

which gives a flux density
\[
B_{DC} = \mu_0 \mu_r \frac{\sigma(n)}{2}.
\]  
(29)

This flux density \( B_{DC} \) should be chosen in order to have the maximum value of the flux density correspond to the saturation level \( B_s \). Therefore if \( \sigma \) is the specified ripple of the current such that \( \Delta I_{eff} = I_{DC} \) then it should be true that
\[
B_{DC} + \frac{r B_{DC}}{2} = B_{sat},
\]  
(30)

which gives
\[
B_{DC} = \frac{B_{sat}}{1 + \frac{r}{2}}
\]  
(31)
The permeability should then be selected so that
\[
\mu_r(n) = \frac{2}{\mu_0} \frac{B_{sat}}{1 + \frac{r}{2}}.
\]  
(32)

C. ANALYSIS INCLUDING END-TURN AND SECOND ORDER EFFECTS

The analysis refers to the configuration in Fig. 2. The width to insulate each turn \( S_t \) and the width \( S_{tot} \) required to close the core can be assumed proportional to the height of the conductor. As an example, in our experimental fabrication process, \( S_t = h_c \) and \( S_{tot} = 12.5 h_c \). The total DC resistance, including the end turns, can be estimated by the expression
\[
R_{DC, tot} = \frac{\rho_c}{W_c} \frac{2nW_s}{\eta} \left[1 + 4S_{tot} + \pi(W_t + S_t)n\right] \frac{2W_c}{W_s}
\]  
(33)

which defines \( K_{end} \).

The total length of the device can be estimated by the expression
\[
W_{t, tot} = W_t + 2(W_t + S_t)n \]
\[
= W_t \left[1 + 2(W_t + S_t)n\right] = W_t K_t,
\]  
(35)

which defines \( K_t \).

The total width of the device can be approximated by the expression
\[
2W_{c, tot} = 2 \eta W_t + (n - 1)S_t + 2S_{tot} \]
\[
= 2nW_t \left[1 + (n - 1)S_t + 2S_{tot}\right] = 2nW_t K_c,
\]  
(37)

which defines \( K_c \).

The actual area occupied by the device can now be easily expressed as a function of these factors
\[
A_{tot} = (W_c K_c)(2nW_t K_t).
\]  
(39)

The power loss in the core is modified as follows
\[
P_{coreless, tot} = \frac{P_{coreless}}{A_{tot}} \frac{1}{K_t}.
\]  
(40)

An approximation for the total power loss in the windings can be written as
\[
P_{windlass, tot} = \frac{P_{windlass}}{A_{tot}} \frac{K_{end}}{K_t K_c}.
\]  
(41)

Finally, the throughput power density that results is
\[
P_{out, tot} = \frac{P_{out}}{A_{tot}} \frac{1}{K_t K_c K_{end}}.
\]  
(42)

Following the optimization procedure presented for the basic analysis, the maximum power density for a given efficiency is found to be
\[
P_{out, opt} = \frac{P_{out, opt}}{A_{tot}} \frac{1}{K_t K_c K_{end}}.
\]  
(43)
The optimal height of the core allowing this power density is now modified by the coefficient

$$h_{\text{opt} \to \text{tot}} = \frac{1}{K_{c}K_{\text{end}}R_{2}}.$$  \hfill (44)

The corresponding current density is modified to

$$\sigma_{\text{opt} \to \text{tot}} = \frac{1}{K_{c}R_{2}^{2}}.$$  \hfill (45)

The field in the core is

$$H_{\text{DC} \to \text{tot}} = \frac{n_{\text{DC}}}{2n_{\text{W}}K_{c}} = \frac{\sigma_{\text{opt} \to \text{tot}}}{2K_{c}}.$$  \hfill (46)

Following the calculations in Appendix B, the permeability required is found to be

$$\mu_{r, \text{tot}} = \frac{2}{\mu_{0}\sigma_{\text{opt} \to \text{tot}}} \left( \frac{R_{\text{tot}}}{1 + \frac{2}{3}} \right) K_{c}.$$  \hfill (47)

**REFERENCES**


